Joint Inventors

Docket No. 20063/10017

"EXPRESS MAIL" mailing label No. EL 995 292 955 US

Date of Deposit: December 29, 2003

I hereby certify that this paper (or fee) is being deposited with the United States Postal Service "EXPRESS MAIL POST OFFICE TO ADDRESSEE" service under 37 CFR §1.10 on the date indicated above and is addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

Charlesa Wheeler

APPLICATION FOR UNITED STATES LETTERS PATENT

SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

Be it known that We, Chang Hun HAN, a citizen of the Republic of Korea, residing at #101-605 Hyundai 1-cha Apt., 49-1 Changjeon-dong, Icheon-si, Gyeonggi-do, 467-731, Korea; and Dong Yeal Keum, a citizen of the Republic of Korea, residing at #206-1004 Daewoo 2-cha apt., Jeungpo-dong, Icheon-si, Gyeonggi-do, 467-719, Korea have invented new and useful METHODS OF FABRICATING SEMICONDUCTOR DEVICES, of which the following is a specification.

METHODS OF FABRICATING SEMICONDUCTOR DEVICES

TECHNICAL FIELD

[0001] The present invention relates to semiconductors and, more particularly, to methods of fabricating semiconductor devices.

BACKGROUND

[0002] A conventional fabricating method of a transistor comprises forming shallow trench isolation (STI) structures and filling the STI structures. The method may also include performing a chemical mechanical polishing (CMP) process, forming a gate electrode, and depositing an interlayer insulation layer.

[0003] For example, U.S. Patent 6,281,082 to Chen et al. discloses a method of forming metal oxide semiconductor (MOS) transistors with a common shallow trench isolation and interlevel dielectric gap fill. The Chen et al. patent forms trenches and, then, forming gate electrodes. Here, spacers are formed in the trenches to fill easily the trenches.

[0004] Fig. 1 illustrates a cross-sectional view of a semiconductor device according to a convention fabricating method. STIs are formed in a semiconductor substrate 1 through an etching process and filled with oxide. A CMP process is performed to form trench-type device isolation layers 3. Next, a gate oxide layer 5 and a gate polysilicon layer 7 are formed on the semiconductor substrate 1 including the device isolation layers 3. An ion implantation process 9 for the formation of a lightly doped drain (LDD) is performed using the gate polysilicon layer 7 as a mask. A tetraethyl orthosilicate (TEOS)/SiN/TEOS layer is formed over the resulting substrate 1.

Spacers 11 are formed through an etching process for the TEOS/SiN/TEOS layer.

Next, an ion implantation process 13 for the formation of junction region is performed using the spacers 11 as a mask. Finally, an insulating layer 15 is deposited over the resulting substrate 1 and etched to form metal contact holes 17.

[0005] However, such a conventional method includes a first planarization process after the deposition of a gap filling oxide layer in trenches and a second planarization process after the deposition of an interlayer insulation layer and, therefore complicates the fabricating process. In addition, a pad nitride layer and a pad oxide layer have to be necessarily formed in the conventional method. However, when a CMP process is applied to the substrate including the pad nitride layer and the pad oxide layer, a residual nitride layer may be generated and the pad oxide layer may be damaged. The residual nitride layer and the damage of pad oxide layer may deteriorate circuit performance and reduce a device yield as the pitch between metals is reduced more and more due to high-integration. Moreover, the conventional method increases manufacturing costs due to complex fabricating steps.

BRIEF DESCRIPTION OF THE DRAWINGS

[0006] Fig. 1 illustrates a cross-sectional view of a semiconductor device produced according to a convention fabricating method.

[0007] Figs. 2a through 2e illustrate, in cross-sectional views, the results of the disclosed example a semiconductor device fabricating process.

DETAILED DESCRIPTION

[0008] Referring to Fig. 2a, a gate oxide layer 12 and a gate polysilicon layer 14 are formed in sequence on a semiconductor substrate 10. A first ion implantation process 16 for the formation of an LDD region is performed using the gate polysilicon layer 14 as a mask. A TEOS/SiN/TEOS layer is deposited on the resulting substrate 10. Spacers 18 are formed on the sidewalls of the gate polysilicon layer 14 through an etching process. A second ion implantation process 20 for the formation of a junction region is performed using the spacers 18 as a mask. Then, a trench 22 for device isolation is formed through removing the top portion of the substrate by an anisotropic etching process.

[0009] Referring to Fig. 2b, a sidewall oxide layer 24 is provided to prevent the substrate from being damaged during the etching process is deposited on the resulting substrate 10.

[0010] Referring to Fig. 2c, a diffusion barrier 26 is deposited on the sidewall oxide layer 24. The diffusion barrier 26 is used to prevent boron of the BPSG (borophosphosilicate glass) layer, which is formed as an interlayer insulation layer in a following process, from being diffused into the junction region and the channel region. The diffusion barrier may be, for example, amorphous silicon. Alternatively, the diffusion barrier may be an N-doped oxide layer.

[0011] Referring to Fig. 2d, an interlayer insulation layer 28 is deposited over the diffusion barrier 26 and is planarized. The trench 22 is filled with the interlayer insulation layer 28. Here, the interlayer insulation layer 26 is used as both a device isolation layer and an interlayer insulation layer. The interlayer insulation layer 28

may be formed of oxide such as BPSG. Alternatively, for example, the interlayer insulation layer 28 may be formed of USG (undoped silicate glass).

[0012] Referring to Fig. 2e, a mask pattern is formed over the interlayer insulation layer 28. Then, some part of the interlayer insulation layer 28 is removed through an etching process using the mask pattern as a mask to form contact holes 30.

The disclosed example methods can reduce the cost associated with a

[0013]

planarization process and the fabricating steps by depositing the gap filling insulation layer and the interlayer insulation layer simultaneously using the same material and performing one planarization process. Accordingly, the example methods disclosed can simplify the fabricating process, enhance production efficiency, and minimize defects due to the planarization process. In addition, by preventing the boron of the BPSG layer from being diffused in the junction region and the channel region using the diffusion barrier, the disclosed example method can improve device reliability. [0014] As disclosed herein, one example method may include forming a gate oxide and a gate electrode on a semiconductor substrate, performing a first ion implantation process for the formation of an LDD region in the substrate, forming spacers on the sidewalls of the gate electrode, and performing a second ion implantation process for the formation of a junction region in the substrate using the spacers as a mask. The example method may also include forming a trench for device isolation by removing selectively the top portion of the substrate between the spacers, forming a sidewall oxide layer on the resulting substrate, forming a diffusion barrier on the sidewall oxide layer, and depositing a gap filling insulation layer over the diffusion barrier. The disclosed example method may further include planarizing the gap filling

insulating layer and removing selectively some part of the gap filling insulation layer to form contact holes.

[0015] Although certain example methods are disclosed herein, the scope of coverage of this patent is not limited thereto. On the contrary, this patent covers every apparatus, method and article of manufacture fairly falling within the scope of the appended claims either literally or under the doctrine of equivalents.